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1. INTRODUCTION
With the increasing demand for high speed analog and digital VLSI systems, there is a
need for high speed, small size and high resolution analog to digital converters (ADC).
Analog to digital converters translate an analog input signal to a digital signal, used for
information processing, computing, data transmission, and control systems. There are
several different techniques in which an analog signal can be converted into a digital
form. These methods are:successive approximation, algorithmic A/D, delta sigma
oversampled A/D, and flash (parallel) ADC [1 -2].Flash ADC is the fastest of all
converters which consists of a set of 2N-1 parallel comparators [1]. The advantage of
flash ADC is that the conversion occurs in parallel, and the speed is limited only by the
switching time of the comparators and the encoder. This method is the fastest approach
for analog to digital conversion.
Flash A/D converters have mostly been voltage-mode devices in which the input voltage
signal is compared to multiple reference voltages. For an N-bit conversion, 2N-1
comparators are used where each comparator compares the input signal with a scaled
reference voltage. The reference voltage is divided by using a resistor chain. The input
signal is simultaneously compared with all of the 2N-1 reference signals and the results
are fed to a binary encoder. The operation of voltage-mode flash ADC is described in
chapter 2.2
Current-mode techniques have been gaining an increasing popularity and are used in a
wide variety of signal processing circuits, including amplifiers, filters, and analog to
digital converters [3].Current-mode method involves a signal that is essentially
processed in the current domain [2].Current-mode technique offers a number of
advantages over the voltage-mode counter part. Generally, the circuits which use the
current-mode technique do not require a high voltage-gain amplifiers, thereby reducing
the need for high performance amplifiers [3]. At the same time, current-mode circuits do
not require either precision resistors or capacitors. When capacitors are used to store the
current signal, the capacitors do not require good ratio matching or good linearity [4].
Therefore, current-mode circuits can be designed almost exclusively with transistors,
consequently making them fully compatible with most digital VLSI processing systems
[3].
Another advantage of current-mode system is the potential for higher dynamic range, due
to the non-linear I-V relationship of the MOS transistors, a small change in the input
voltage results in a much larger change in the output current. Consequently, for a process
with a fixed voltage supply, the usable dynamic range of current-mode signals is
significantly larger than that of voltage-mode signals.At the same time, another
advantage of current-mode technique is that a change in the current level flowing through
any node, is not necessarily accompanied by a change in the voltage level at that node.
Hence the parasitic capacitance that is always present and must be charged and
discharged with the changing voltage levels will not degrade the circuit's maximum
operating speed.
Prior work in the current-mode analog to digital conversion has concentrated on
successive approximation techniques. Conversion rates for these devices were in the
25KHz to 200 KHz range resulting in 6-10 bits of resolution [5-6]. Recently, current3
splitting techniques were used for design of flash ADC. A conversion rate of 100 MHz
for a 4-bit resolution was achieved [7].
This thesis proposes a technique for designing a high speed current-mode flash analog to
digital converter.The fundamental advantages and limitations of this method are
described. A four-bit design is carried out in a standard 1-micron CMOS process to
illustrate the utility and practicality of the current-mode method. Simulated performance
results are provided.
The organization of this thesis is as follow: the second chapter discusses the application
of the voltage-mode and conventional current-mode techniques to the design of analog to
digital converters.The theoretical specifications, operations, advantages, and
disadvantages of some popular converters are explained. The third chapter describes how
the current-mode technique is used to design a flash analog to digital converter. The
comparator design is described in detail. This chapter also discusses various aspects of
current mirroring techniques, which are used for biasing and current division in design of
analog to digital converters. The complete design of the four bit system is described in
detail, and simulation results are presented. Also possible sources of error that can affect
the performance of the circuit are considered. Chapter four summarizes the thesis and
highlights the advantages and disadvantages of current-mode flash analog-to-digital
converter.This last chapter also presents some future possibilities for research in
improving the design.2. ANALOG-TO-DIGITAL CONVERTERS
2.1 Introduction
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The obvious objectives of high performance analog to digital converter, is to obtain high
conversion speed, high resolution, minimum power consumption, and minimum chip
area. To achieve these goals, a variety of analog to digital converters have been
developed. The conventional approach in the design of these converters was focused on
voltage-mode technique. Recently, due to the advantages of high speed and smaller area
in current-mode technique, the current-mode approach is gaining popularity in the design
of converters.
2.2 Voltage-Mode A/D Converters
First, we will briefly overview the voltage-mode technique. The voltage-mode analog to
digital converters can be designed using different principles. For smaller circuit size,
switched capacitor techniques in which the signal is represented by a voltage stored on a
capacitor, have been used to implement A/D converters based on oversampling,
successive approximation, and algorithmic conversion principles.Presently the
algorithmic approach appears to offer the smallest circuit area, however due to the serial
nature of these converters, the conversion speed is low [11]. For example, an algorithmic
A/D converter design using a switch capacitor technique resulted in 8-bit resolution at a
sampling rate of 8KHz with an area of 0.3 mm2 [11]. These converters are mostly used
in lower sampling rate systems such as audio applications.
Flash converters, on the other hand, are opposite of the previous case and are used for
high speed applications.The main advantage of flash A/D converter is that conversion5
occurs in parallel, where the speed is limited by the switching time of the comparators
and the encoder [1]. This conversion technique is quite useful for high sampling rate
signals. The operation of voltage-mode flash A/D converter is described in Fig. 2.1
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Fig. 2.1 A 3-bit Voltage-Mode parallel A/D Converter.
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which illustrates a 3-bit flash A/D converter. This flash converter consists of a string of
resistors and comparators. An N-bit flash A/D converter has a series string of 2N equal-
value resistors between reference voltage, VRef and the ground. Each resistor divides the
reference voltage and is fed to a comparator which is placed along the resistor ladder.
The input signal is compared to a scaled reference signal.
For this A/D converter, as the resolution N increases the number of resistors and
comparators increase exponentially.Since resistors and comparators require a large
amounts of die area and power, obtaining resolution above 8-bit is impractical. Recently
an eight-bit CMOS comparator using voltage mode achieved the sampling rate of 65
MHz [12].
2.3 Current-Mode A/D Converters
In current-mode flash A/D converters, the signal is processed in the current domain. A
simple analysis shows that major speed improvements are possible by using current-mode
circuits. The key advantage of this approach is the use of low input impedance circuits to
increase the speed and reduce the voltage swings on long interconnected lines.
In order to show the speed trade off between the voltage mode and the current mode
systems, consider the delay associated with the interconnected lines.The long
interconnected lines can be modeled by a distributed RC transmission lines, as shown in
Fig. 2.2. The delay associated with the interconnected lines for voltage and current mode
are [9]:
by
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Fig. 2.2 (a) Long interconnect lines represented by
distributed transmission lines, and driven by an inverter
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Fig. 2.2 (b) RC model for long interconnect lines
where CT and RT are the total line capacitance and resistance, respectively, RB is the
driver internal resistance, and RL is the line terminating resistance. To compare the
voltage-mode technique to a current-mode approach, consider a SRAM memory-cell
connected to the line where the cell current is 160 uA. To obtain a maximum bit line
voltage-swing of 400 mV with typical values of RB = 2500 ohms, CT = 2 pF and RT=8
250 ohms, the voltage delay from (2.1) is 5.3 nS. Thesame values give a delay from
(2.2) of 0.25 nS for a current signal to propagate which is about 20 times smaller than the
voltage-mode delay. Therefore, there is a significant speed improvement when current-
mode technique is used instead of voltage-mode[9].
Current-mode techniques have been used for designing different types of analog to digital
converters. Recently, current-mode techniques have been applied to the design of an
algorithmic analog to digital converter [6]. To produce an N-bit algorithmic converter, N
cells are cascaded with analog output of each cell connected to the analog input of the
following cell as illustrated in Fig. 2.3 (a).
Reference current, /Refis mirrored to each cell. Input current, //,, is first amplified by two
and fed to cell 0 to calculate the most significant bit, MSB. The analog output of the cell
0 is fed to the next bit cell. This process repeats itself until the least significant bit LSB is
found. To analyze the algorithmic analog to digital converter, letus examine the basic
cell of the algorithmic converter shown in Fig. 2.3 (b).'In >--0
I Ref)
BIT
CELL
0
BIT
CFI J
1
LSB
-0-0-
BIT
CELL
N - 1
Fig. 2.3 (a) Cascade of bit cells for an N-bit algorithmic converter
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This circuit performs a one bit algorithmic analog to digital conversion in the following
manner. The current mirrors composed of Ml- M3 are used to multiply the input current
/in by two. Following the amplification, the signal 2Iin is mirrored by using M4 M5 to
the comparator, COMP1 which produces the digital output at node "2". Also, the input
signal 2Iin is mirrored to output node "3" using M6 to provide a continuous output signal.
The current 2Iin is compared to 'ref using COMP1. If 2Iin < Iref the digital output is
LOW and analog output at node "3" is 2Iin. If 2Iin > Iref, the digital output node "2" is
HIGH turning M9 on. With M9 on, Iref is subtracted from 2Iin serially resulting in an
output current of 2Iin - Iref at the node "3". The resultant analog signal is fed serially
into the next cell for further processing. This completes one bit algorithmic conversion.10
Fig. 2.3 (b) A bit cell that implements a one-bit algorithnic conversion
In this case, for 6-bit resolution, the maximum sampling rate of 200 KHz with a power
consumption of 5 mW was obtained [6].The converter has low speed since the
conversion is serial. The circuit's resolution is limited by the finite output resistance of
the current mirrors. Due to each current mirror's finite output resistance, errors are
generated by the subtraction operation at each bit's output. To solve the subtraction
problem, the voltage at the input of each cell must be kept high for small currents. High11
voltage could be achieved by using cascode current mirrors instead of the simple mirrors.
The analysis of the simple and cascode current mirrors and their applications to flash
analog to digital converter are discussed in chapter three.
23.1 Current-Mode Comparators
Current-mode techniques have been used for a CMOS current comparator circuit shown
in Fig. 2.5. In this topology, the circuit performs the comparison between the input
current, h and the reference current IRef,,resulting in a digital output voltage Vo [10].
IRef
Irl
Vol
1r2 Ir3
Vo3
Fig. 2.4 Three conventional current-mode comparators. For the first comparator if /in >
/1-/, Vol is HIGH12
The comparator consists of two current mirrors, Ml -M2 and M5-M6. The output is fed
to a CMOS inverter as a buffer shown in Fig. 2.5. The input current /i is mirrored to the
output node by M1-M2 and M5-M6 mirror the reference current I Ref to the output node.
If //,, is greater than the reference current In, the voltage Vds2 is LOW and below the
inverter trigger value which causes the output Vol = HIGH. In this case, the transistor
M1 operates in saturation and transistor M2 in linear region. In this condition, devices
are appropriately sized to produce low value of Vds2 such that it is below the trigger point
for the inverter. In the case of //,, < 'Ti, M2 is off and V2 is HIGH which triggers the
CMOS inverter, thus V01 will be LOW. The typical delay of comparator with In = 10
uA is about 10 nS [10].
There are two potential problems with this design. One problem is the use of an inverter
buffer. Due to the high input impedance of the inverter, the inverterUs input detects a
voltage signal rather than a current signal. Due to the high RC factor of the buffer, the
speed of the comparator is reduced. Another problem is the sensitivity of the comparator
to input noise. Although the difference II 1Ref is being detected, the input may respond
to voltage noise signals and produce a large voltage due to the circuit gain. Also, the
current mirror is not accurate due to the channel length modulation effect. Due to these
problems, this technique is not practical for A/D conversion applications. This idea is
applied along with the use of a current-mode latch to obtain more accurate and higher
speed comparator which will be described in the next chapter.13
3. CURRENT-MODE FLASH ANALOG-TO-DIGITAL CONVERTER
In this chapter the design of current-mode flash analog-to-digital converter is described.
First the simple and cascode current mirrors are analyzed. These mirrors along with a
sense amplifier as a current latch are used in the design of the current comparator. The
analysis of the current comparator along with the small signal equivalent circuit is
described. The design of a four-bit flash ADC along with the simulations are presented.
The overall design of a flash A/D converter is illustrated in Fig. 3.1 (a). The converter
consists of 2N-1 comparators. The input current signal, /in is mirrored to every
comparator and the reference current /ref is scaled by the reference current mirror device
ratio and is fed to each comparator. This will produce 2N-1 scaled reference current
similar to the voltage-mode flash of Fig. 2.1. Each comparator compares the analog input
current signal to the scaled value of /ref (Ir) resulting in 2N-1 output signal in parallel.
Comp I will produce the LSB followed by Comp2... toComp 2N-1 which gives the
MSB. The output of each comparator is a digital voltage signal which is fed to a binary
encoder to produce an appropriate binary signal. The current-mode comparator performs
one-bit analog to digital conversion in the following manner: The comparator's input is
the input current /in and scaled reference current Iref by using the cascode current mirror.
The input current /in that is shown in Fig. 3.1(b), is mirrored by transistors M1-M4 to
produce the current li.For accurate current scaling of the mirrors, transistors of the same
channel length are used [111 The input current /in is related to li by the device ratios
= W3 /WI = W4/1472 =a .Similarly the reference current Iref is mirrored and scaled
by devices M5-M8, where Ir/Iref= W7/W5 = W8 /W6='in
bias
Vdd
Wi
LSB
COMP 1
13
COMP 2
MSB
COMP 2 -1
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r
Fig. 3.1 (a) Basic block diagram for N-bit Current-Mode Flash A/D Converter
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Fig. 3.1 (b)Current-mode comparator with current-sense amplifier as a latch. The
difference current A/ = Ij- Ir is used to trigger the latch
In the design of the current comparator, we apply current-mode techniques to perform the
comparison. This is done by using a positive feedback latch similar to the RAM cell
which is discussed later. The next section describes the operation and the design of
current-mode comparator.16
3.1 Current-Mode Comparator with Current-Sense Amplifier
The most important component of the current-mode flash A/D converter proposed is the
comparator. Figure 3.1(b) illustrates the circuit for the comparator which consists of two
cascode current mirrors and a current latch. The current mirrors are used for copying the
input current and perform the reference current division. The current latch is used for the
detection of the current difference between the input and the scaled reference current.
The latch uses a positive feedback to produce a digital output basedon the current
difference 41.In this chapter the current mirrors, the current latch, and their
applications in the design of current comparator are discussed. First, we discuss the basic
operation of the current mirrors followed by a discussion of the latch.
3.1.1 Simple Current Mirrors
Transistor current mirrors have come to be widely used in analog integrated circuitsas
biasing and current copying elements [8]. In the current comparators, shown before in
Fig. 2.5 and Fig. 3.2, simple current mirrorswere used for current mirroring and current
division. The device Mi is diode connected and the current'Ref is injected to a low input
impedance node where, gj = gm' + gdsi. The current /Ref generates Vg.,/ which
is equal to Vgs2.
12 = irRef w2
Therefore, neglecting channel length modulation,
The output node has a high impedance which isgo t2 = gds2. However, the channel length
modulation is not neglected. The relationship between 12 and IRef can be describedas
follows:IRef
Vdd
M 2 En
Fig. 3.2 Simple Current Mirrors. IRef= I2, ,=In for the same sizes of Mi,. .,Mn
(3.1)
(3.2)
2Iref
Vas' =VT14-
Ki (W / L)(1+A1lipsi)
I2
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Assume VT, = VT2 and K1 = K2 then 12 = n/ref. The value of n is set by specifying the
device geometry. Suppose (
L
=n()1then
12 =
dref(1 4- 21,2V Ds2)
+ ),117Dsi)
(3.3)
If 2,/lips,= 2,2VDs2 then I2 = ra ofThis is achieved by choosing equal channel length
= L2 = ... = Ln) to realizeterms. The A effect can be neglected if the device's18
channel length is large. The simple current mirror is not DC balanced and causes current
mismatching. To overcome these problems, a cascode current mirror is used.
3.1.2 Cascode Current Mirror
One potential problem with a simple current mirror is its sensitivity to input voltage
noise. Although we are detecting input currents, the input also responds to voltage noise
signals with a high gain. To reduce sensitivity to voltage noise, one can replace a simple
current mirror with circuits that have a common gate buffered input, illustrated in the
cascode current mirror shown in Fig. 3.3.
Ref
V dd
12
M4
M3
In
Fig. 3.3 Cascode Current Mirrors. Transistor sizes of Mi= M2, M3 = M4, .,
Mo = Me19
For the cascode current mirror, the input resistance is reduced and the output resistance is
increased as:
1 1+
goal gas2
routrda(g=1
gdr4
(3.4)
(3.5)
In order to copy the current, both devices M3 and M4 have to be in saturation. This
requires a minimum possible DC value of output at the drain of M4 to be:
Vous (10 = Vas3Vasa, = VssiVasa: = VT + 217,6. (3.6)
Where Vduit = Vgs- VT. Also for M3 to be in saturation V ds3 > V gs3 - VT therefore, Vo
(min) > VT + 2V dais. Advantages of cascode current source are limited output voltage
swing, high output impedance node, and better accuracy than simple mirror because of
higher output impedance.
3.1.3 Sense-Amplifier Latch
The problem for the conventional current comparator (Fig. 2.5) was the high input
impedance of the inverter buffer, which detects the voltage signal of the comparator.
Furthermore, the output devices had to produce a voltage above the threshold voltage of
the inverter to latch the output signal.
Figure 3.4(a) shows the latch used in this design. In this latch, the comparator detects a
current difference between input and reference current using a low input impedance sense
amplifier as shown in Fig. 3.1(b). The present topology will increase the speed of the20
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Fig. 3.4 (a) Current Sense Amplifier as Current Latch
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Fig. 3.4 (b) Small signal equivalent circuit of the Current Latch21
comparator significantly by using a positive feedback. A reduction in the output
resistance causes a corresponding decrease in small signal propagation delay.This
current-mode comparator performs one-bit analog to digital conversion in the following
manner: The cascode current mirrors are used for comparator's input Iin and scaled
reference current Iref. The input current /in that is shown in Fig. 3.1(b), is mirrored by
transistors M1-M4 to produce the current li.For accurate current scaling of the mirrors,
transistors of the same channel length are used [111
The comparator is followed by a bistable current-latch (M9-M14) with low input
impedance similar to the current sense amplifiers used in RAM cells. Simple current
mirrors consisting of devices Mi 1 -M13 are used to provide a constant current bias for the
sense amplifier latch. The latch operates as a current-in voltage-out device and has two
phases of operation:Precharge or reset mode, and evaluation or sense signal
amplification mode. The reset operation is performed by the pass transistor M14 by short
circuiting the output nodes of the latch V01 and 1702. During the reset period as shown in
Fig. 3.4, the latch degenerates into two parallel diode connected NMOS devices with low
input impedance and V01=V02 = VGs9,10 which can be set by the size of M9 and M10-
In this case, the current in M14 is zl I= li- Ir. This difference current produces asmall
voltage difference between nodes Vol and Vol. In the evaluation mode nodes V01 and
1702 are set depending on the current differences between /i and Ir. If Ii > Ir, then the
output node V01 is LOW and V02 is HIGH based on the following analysis:
Case 1: Ii > Ir => Id9 < 1(110
In the reset mode 41 < 0. This results in a small voltage difference between V01 and V02.
At the beginning of the evaluation mode, due to the positive feedback, this will push M9
into the linear region. Thus, V01 will be LOW and V02 will be HIGH.22
Case 2: ii<ir--> Id9 > Id10
This case is exactly opposite to the previous case. In this case V01 will be a HIGH value
and V02 will be a LOW value.
Fig. 3.4(b) shows the small signal model of the latch [12]. In order to approximately find
the delay for the latch, the small signal model is analyzed as follow:
The current at node Vol and Vol are (using KCL)
dvoi 4+ + gm9V028014 (V01 V02) dtJ
Ib = r.+Jo gmlOVOI 8014 (Vol-VW)
(3.7)
(3.8)
Note that M9 and Mlo have the same sizes, and let C = Cg = C10; and gm = gm9 = gmio.
The difference current AI is:
I = C (dot dot)
t dt- gm (Vol - V02) + 2go14 (VolVo2)
Let d V = V01- V02 then,
Ir - 4 = C(dt") + AV (2goi4- gm)
Equation (3.10) is a first order ordinary differential equation with solution:
(3.9)
(3.10)
V =ettt /1 V (0) + -&tit /d/ (3.11)where T is the time constant. Therefore the delay is:
-gm - 2g014
23
(3.12)
The objective is to minimize the T. When M14 is off, t depends on capacitance of node
V01 and V02 and the transconductances of M9 and Mb 0. Therefore, to minimize t, the
transistor sizes should be minimized. This was accomplished in the design by finding the
minimum size devices through a set of simulations.
The speed of the comparator is high due to two factors. First, the comparator injects the
difference current d 1 into the low impedance current sensitive node of the sense
amplifier.Second, the positive feedback and the low input impedance of the latch
reduces the comparison time drastically.
3.2 Four-Bit Flash Current-Mode Analog-to-Digital Converter
For the four-bit flash A/D converter 24- 1 = 15 comparators are needed. Fig. 3.1(a)
illustrates the basic block diagram of N-bit flash A/D converter. This section describes
the design and simulation results of the four bit system.In order to achieve high
comparison speed, the minimum channel length of one micron is used for the latch and
the mirror transistors. The channel length of all the mirror transistors are the same in
order to minimize the effect of A terms. The current lin and scaled Iref are mirrored to
every comparator using cascode mirrors. The objective of this section is to describe the
design procedure for determining the device sizes and operating conditions of the current
mirror and the current latch. There are three components which will be considered for
sizing the input, the reference and the latch transistors.
The input transistors are sized equally to copy the same current to each comparator. The24
Vof 0.3 was chosen which produced the DC output voltage, Vo (min) of (VT + 2 Vasa
= 1.5V). The device sizes of input transistors are found based on the above parameters
and resulted in WIL = 30/1 for all the input transistors assuming the maximum value of
/in = 200uA.
The device sizes for the reference current are scaled to provide uniformly increasing
reference current to each comparator. There are two methods for performing the current
scaling as shown in Table 3.1. The first approach is to start with Iref = LSB or the
smallest current and at each bit multiply Ire! by a scaling factor which gives In = LSB,
/r2 = 2LSB,,Iris = 15LSB = MSB. The problem with this approach is the resulting
VGS for mirroring the current is too small and degrades the accuracy.
A/D Level
Compi
001
Comp2
010
Comp3
011
Comp4
100
Comp5
101
Comp6
110
Comp7
111
Device Wr =
Method I
Device Wi =
Wref
Wi
2Wref
Wi
3Wref
Wi
4Wref
Wi
5Wref
Wi
6Wref
Wi
7Wref
Wi
Device Wr =
Method II
Device Wi =
1r1Wref
Wi
2/7Wref
Wi
3/7Wref
Wi
4/7Wref
Wi
5/7Wref
Wi
6/7Wref
Wi
Wref
Wi
Table 3.1 Three-bit example of Device sizes for both methods25
The second method is to start with Iref = MSB at its maximum value similar to the
voltage division in Fig. 2.1. At each bit Iref is divided by the scaling factor as follows:
Iri =Ire! /15 =LSB, /12 = 21ref /15, ,415= Iref =MSB.
The second approach was adopted and LSB = 10uA was chosen.LSB = 10uA was
chosen based on a set of simulations to find the minimum amount of error during the
comparison. For this value, Iref= MSB = 150uA. Therefore, for each cell:
Iri = 10uA, Ire = 20uA,,Iris = 150uA = MSB
These scaled reference current were fed to the appropriate comparator which were
compared to the input current resulting in a differential digital output voltage. Table 3.2
summarizes the device ratio for a four-bit flash A/D converter. For LSB, the minimum
device size is chosen as W/L = 2/1 and for the MSB, W/L = 30/1. These size causes each
comparator to detect input at 10uA, 20uA,,150uA from LSB to MSB respectively.
Compi Comp2Comp14Comp 15
A/D Level 0001 0010 1110 1111
Wref/Lref = 30/1
Wr/14 = 2/1 4/1 28/1 30/1
ir 10uA 20uA 140uA 150uA
Win/Lin = 30/1
Wi/Li = 30/1 30/1 30/1 30/1
Table 3.2 Device sizes for 4-bit Flash A/D Converter26
For the latch, the objective is to provide a digital output based on the difference between
the two current AI = li - 4.. As described before, when the latch is in reset mode the
voltage VGS9 =VGS10 = Vol =1702. In this case a small voltage difference exists between
V01 and Vol which causes the latch to switch to a HIGH or a LOW voltage during the
evaluation. The bias current Ib of the latch should be always greater than both Ir and
maximum value of /in to insure a positive current flow in devices M9,10 to get the
adequate VGS9,jo during the reset mode. The VGS9,10 is set approximately to 2.5V to
guarantee equal rise and fall times for both nodes. During the evaluation period, the latch
stabilized to a digital value based on the difference between finIref. For /in >lr ,Vol is
a LOW, otherwise it is a HIGH.
3.3 Simulation Results
A series of simulations were performed using Accusim and Hspice for a one micron p-
well technology. The output of the first comparator for LSB, during the reset and the
evaluation period is plotted in figure 3.5(a). In this graph input /in was slowly varied as a
ramp signal to measure the accuracy of this bit. The comparator latched at about 2.5% of
the LSB and the average delay was about 0.75nS. Fig. 3.5 also shows that for /in < /71
the output V01 is a HIGH and for /in > I,.,V01 is a LOW. A sine input of 25 MHz was
also applied and the comparator's response was plotted. The output registered correct
HIGH and LOW output voltages as illustrated in Fig. 3.5(b)..0
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Figures 3.6(a) and (b) show the output voltage, the reset clock and a ramp input for the
fifth and the tenth comparator. In Fig. 3.6(a) the latch detects the current difference
between Iin and /71 at about 2% of LSB. The average delay for this case was 0.8nS. For
the tenth comparator, the output is shown in Fig. 3.6(b). The average delay was 1.2nS
and the latch detection was at about 0.7% of LSB. Figure 3.7 shows the voltage output
for MSB where the latch was set at 149.9uA and the average delay was 2.75nS. This
gave an error of less than 0.1% of LSB. Fig. 3.7(a) shows the output voltage for a ramp
input current and Fig. 3.7(b) illustrates the output for a sine wave input current. The
output correctly registered a HIGH and a LOW for both cases. The first comparator that
gave the LSB produced the best delay of 0.75 nS, but the worst accuracy since it was
comparing the smallest current (10 uA) to I. The last comparator that gave MSB
registered the best accuracy, but the worst delay of 2.75nS. Higher accuracy resulted
from the larger transistors and bigger current. Larger transistor sizes contribute to longer
delay due to higher capacitances and resistances where it takes more time to charge and
discharge the capacitances of the output node.5.0;-
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The simulation results for the delay are plotted in Fig.3.8. The delay for the current
comparators, with the latch ranged between 0.75 nS and 2.75 nS, is plotted in Fig. 3.8.
During the reset period, the output voltage was settled at about 2.2 V.
Table 3.2 shows the final simulation results and the specifications for a four-bit flash
analog-to-digital converter. The simulation results showed that the worst delay was
2.75nS, which is more than three times smaller than conventional current comparator
delay of Fig. 2.5. Recently, based on current-splitting techniques, a four-bit flash A/D
converter gave a sampling rate of 100MHz.
The main disadvantages of this design are the inaccuracy of the current mirror and the
power consumption of the converter. The power consumption was about 49mW which is
rather high comparing to other A/D converters.The power consumption for one
comparator was about 3.5mWThe higher resolutions are not achieved because of
mismatches in the current mirror.32
Average Delay .vs. Cell Number
Fig. 3.8 Comparator delay including latch delay .vs. cell number for 4-bit flash A/D
Power Supply Voltage 5 V
Comparator Delay 2.75 nS
Power Dissipation 49 mW
Resolution 4-bit
Reference Input 150 uA
Analog Input range 0-200 uA
Accuracy 2.5% LSB
Number of Transistors 130
Table 3.3 The final simulation results and specifications for 4-bit Flash A/D Converter33
4. CONCLUSION AND FUTURE RESEARCH
A high speed four-bit current-mode flash analog-to-digital converter was designed. The
converter used current comparators in which the input current was compared with scaled
reference current, resulting in current outputs which were fed to current sense amplifiers.
The new method allows effective high-speed A/D conversion in the current mode. By
using the output current instead of a voltage, the delay of the comparator was reduced to
2.75 nS which was more than three times smaller than conventional current comparatorUs
delay shown in Fig. 2.4.
The comparator was followed by a bistable current latch which operates as a current-in
voltage-out device. The simulation results showed the typical delay from 0.75-2.75 nS
for each stage of the flash A/D. The converter's power dissipation was 49 mW from a 5
V power supply and the accuracy was about 2.5% of LSB. By taking advantage of the
current-mode technique, the need for high gain amplifiers and high precision resistors or
capacitors have been eliminated.
The main disadvantage of this architecture is the large power consumption which
increases exponentially for higher resolutions and the inaccuracy of the current mirror.
The architecture of flash ADC is simple and could be expanded to higher bits by using
more accurate current mirror.
For future research, the following improvements are suggested. To increase the accuracy
of the comparators, more accurate current mirror must be used. The simple and cascode
current mirrors still suffer from transistor mismatches and the accuracy is limited by the
achievable matching.Instead, a dynamic current mirror which gives much better34
accuracy should be used [13]. It is expected that higher resolutions can also be achieved
by using more accurate mirror.35
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